Course Syllabus 2015/2016
PDF Extract Anglais
Module : EN202
Title :
VHDL project
Number of hours :
Tutorial classes : 30.00 h
Individual work : 9.00 h
ECTS credits :
Evaluation :
Teacher(s) :
LE GAL Bertrand
RENAUD Sylvie - Responsible
BORNAT Yannick
JEGO Christophe
Shared by UV(s) :
Level :
second year module
Abstract :
During this projet, students design a digital system with Xilinx FPGA target. They use VHDL hardware description langage, Mentor Graphic ModelSim for simulation tool, and Xilinx ISE for syntheis and place and root tool.
Keyword(s) :
Digital systel design, FPGA, VHDL